

IMAGE DISPLAY CIRCUIT

Patent number: JP4025889 (A)
Publication date: 1992-01-29
Inventor(s): NISHIKAWA TOMOHITO, FUKUMOTO ASAOKO, SEKI MICHIO
Applicant(s): MATSUSHITA ELECTRIC IND CO LTD
Classification:
- international: G09G5/00; G09G5/00; (IPC1-7): G09G5/00
- european:
Application number: JP19900130664 19900521
Priority number(s): JP19900130664 19900521

Abstract of JP 4025889 (A)

PURPOSE: To display an image without adding an output function to the image display circuit by providing a function for outputting a signal other than an image display signal in a vertical synchronizing period to an output terminal which outputs the image display signal. CONSTITUTION: When an image display system control output signal 3 which is outputted by a microcomputer 2 during the vertical synchronizing period is inputted to a NAND circuit 4, the control output signal of an image display system which has the opposite polarity from the input is outputted to the output terminal of the circuit 4. At this time, an image display signal generating circuit 3 does not output a negative image signal 9, so the control output signal of the image display system which is outputted by the microcomputer 2 is outputted to the output, i.e. image output terminal of a NAND circuit 5. A negative image signal 9 which is outputted by the generating circuit 3 is inputted to the NAND circuit 5 except during the vertical synchronizing period and horizontal synchronizing period and the signal having the opposite polarity from the negative image signal is outputted to the image output terminal.

